

# **Design of Complex Embedded Systems Based on Different Petri Net Interpretations**

---

**Prof. Dr.-Ing. habil.**

**Wolfgang Fengler**

**Technical University of Ilmenau**

**Faculty of Computer Science and Automation**

**Institute for Theoretical and Technical Informatics**

**Department of Computer Architecture**

**(Computer Architecture and Parallel Systems)**



**e-mail:[wfengler@theoinf.tu-ilmenau.de](mailto:wfengler@theoinf.tu-ilmenau.de)**

# Topics


---

1. Introduction
2. Object Oriented Design
3. Distribution Procedure
4. Communication Design
5. Hardware Design
6. Analysis Methods
7. Summary

Embedding Environment




Embedded System




- **Real-Time Capability**
- **Communication**
- **Safety-Relevant Aspects**




# Parallel High-Performance-Architecture





# Problem Description

## Description Notation



## Basis Notation

# Topics

---

1. Introduction
2. Object Oriented Design
3. Distribution Procedure
4. Communication Design
5. Hardware Design
6. Analysis Methods
7. Summary

# Developed OO - Models

---

## Object-Process-Model

- PN based method for OO process modelling
- Generation of source code e.g. for Java or C++
- Formal verification by transformation into coloured Petri Nets

## Object Nets

- OO design model with underlying PN interpretation
- Code generation for assembler and high-level-languages
- On-the-fly PN generation for simulation und analysis

For Computer Scientists

For Engineers

# Object Nets

Object Oriented Design Model  
Based on the Petri Net Theory

---

Combination of OO-Paradigm with PN-Theory

- Inheritance and reuse
- Close to real-world objects
- Polymorphic specifications
  
- Simulation and analysis
- Verification and formal description
- Concurrency and real-time behaviour


# Controlling two Angles for Drilling

$$LX = \text{hypot}(\text{coord.x}, \text{coord.y})$$


$$\cos(\alpha) = LX / (2 * L1)$$

$$\cos(\alpha + \phi1) = \text{coord.x} / LX$$

$$\phi2 = 2 * \alpha$$




# UML Static Structure Diagram




# The Object Net of the Drilling Project


## (Collaboration Diagram)



# HONC - Hierachical Object Net Class




# EONC - Elementary Object Net Classes (Buffered State Machines)



\* ASP, ARP, SSP, SRP, PP

# The Corresponding Petri Net



# Object Process Model (OPM)


Petri Net Based Method for Object Oriented Process Modelling

Statical Aspects

- Class
- Role

Class Role Model

(Static Structure Diagram)



OPM


- Object
- Process
- Pre- and Post-Conditions

Dynamical Aspects


Formal Verification by Transformation into Coloured Petri Nets

# Graphical Notation of an OPM

## Object



## Process




Pre-Condition


Post-Condition

Directed arcs labelled with terms built by attributes and operators


# Using Hierarchy in the OPM




# UML Static Structure Diagram





# The Main Process “start” and its Refinement (partly)



# The Refinement of the Subprocess “gotoCoords” of the Class “Project”



# OPM and Corresponding Coloured Petri Net for the Subproblem: "M\_move"



# Topics

---


1. Introduction
2. Object Oriented Design
3. Distribution Procedure
4. Communication Design
5. Hardware Design
6. Analysis Methods
7. Summary

# Adaptive Load Balancing: Problems


---

- load balancing is needed to optimize performance in multiprocessor systems
- load balance highly depends on time
- load balance and its fluctuations are not predictable

# Comparison to Other Methods




► old:  
central load balancing  
in the operating  
system




► new:  
distributed load  
balancing in the  
application tasks

# Basic Idea: Flexible Decisions at Synchronization Points




- main rule: the process at the processor with the higher actual load terminates
- may be implemented with the help of Petri Net analysis
- improvement possible by combination with load statistics

# Modified Synchronization Point



# Implemented Structure




# Topics


---

1. Introduction
2. Object Oriented Design
3. Distribution Procedure
4. Communication Design
5. Hardware Design
6. Analysis Methods
7. Summary

# Protocol Design with Extended CPNs




# Example for Service Specification



# Specification of Distributed Controllers

e.g. with Fieldbus Communication



# Topics

---


1. Introduction
2. Object Oriented Design
3. Distribution Procedure
4. Communication Design
5. Hardware Design
6. Analysis Methods
7. Summary

# ASIC-Design - Current Environment

---

- Modern ASIC:
  - synchronous design with a synchronous reset
  - high complexity (>200k), critical timing (>50MHz)
- High volume of VHDL-code => Use of ESDA
- ESDA: graphic input, the specification can be simulated, error search, redesigns and design hand overs, automatic synthesized VHDL.  
Disadvantage: VHDL-code has “only good” quality

# Design Environment - Historical Evolution





# ASIC-Design by Petri Nets

---


## ► Petri Nets:

- the same input possibilities as ESDA, simulation of parallel algorithms on graphical level
- high level (hierarchical, coloured etc.) Petri Nets
- statistical analysis of design
- for synchronous produced signals: representation of the signals as place elements
  - signal conflict values
  - signal values by a dead marking
  - reachable signal values etc

# Design Steps




# From FSM to PN



CLOCK:  
clk (rising)  
RESET:  
rst (low active, synchronous)



# Logic Synthesis




$t1 \leq (p1 = 1) \text{ and } (p2 = 0);$   
 $t2 \leq (p2 = 1) \text{ and } (p1 = 0);$

```

process (clk,rst)
begin
  if rst = '0' then
    p1 <= 1; p2 <= 0;
  elsif clk'event and clk = '1' then
    p1 <= p1 - getm(t1,1) +
    getm(t2,1);
    p2 <= p2 - getm(t2,1) +
    getm(t1,1);
  end if;
end process;
  
```




# Export to VHDL Description



- Synthesizable VHDL Code (IEEE-1076)
- Hierarchical design for optimization of FSM

# From PN to Coloured PN




## COLOURS CONVERSION

<b>SY</b>	<b>SZ</b>
<b>5 SW</b>	<b>1 RO</b>
<b>2 SW</b>	<b>1 GR</b>
<b>1 SW</b>	<b>1 BL</b>

## PRIORITIES

<b>COL.</b>	<b>PRIOR.</b>
<b>RO</b>	1
<b>GR</b>	2
<b>BL</b>	3

# From PN to Fuzzy Evaluated CPN



## COLOURS CONVERSION

SY	SZ
5 SW	1 RO
2 SW	1 GR
1 SW	1 BL


## FUZZY RULES:

1. The bigger a sum, the bigger coins should be put out;
2. The smaller the amount of big coins, the smaller the relation “big/small coins” in an output;
3. The smaller the amount of 1DM coins, the more seldom they will be put out.


Attention: The return sum saved in the place `int_change` is varying during the output

# Membership Functions and Variable Links


Amount of 1DM coins




Amount of 5DM coins



Return sum



Output of a coin




MOM defuzzif.

**RETURN SUM**


A M O U N T O F  5 D M	KL MI GR			“SMALL”= C O I N S
	KL	MI	GR	
	MI	GR		
5 D M	GR			“MIDDLE”= T O B E
	KL	MI	GR	
	MI	GR		
C O I N S	KL	MI	GR	“BIG”= PUT OUT ?
	MI	GR		
	GR			

# Fuzzy Evaluated Transition




# Why Analog-Digital Realization?

MAX-MIN complex operator:



Realization:	digital	analog-digital	Software
Goodness of ...			
Performance	+	++ (highlighted with a pink wavy circle)	--
Hardware expenses	-	+	-
Development expenses	+	-	++
Precision	+	-	++

# Realization Conception of the Fuzzy Evaluation Function




# Topics


---

1. Introduction
2. Object Oriented Design
3. Distribution Procedure
4. Communication Design
5. Hardware Design
6. Analysis Methods
7. Summary


# Min-/Max-Times



$$T_{\max} = \min\{t_1,\max, t_2,\max\} + t_3,\max$$



# Min-/Max-Times: Example



Petri Net

$$PN = (P, T, F, v, k, m)$$




State Net

$$ZN = (Z, E, G(E))$$

➤ Reliability investigation only by reachability graph

➤ Classical reliability methods useable



**Basic Idea**







$$|Z_i| = K(p_i) + 1 \quad i=1(1)n$$

$$Z = z_1 \& z_2 \& \dots \& z_n$$

$$G(E) = \{g(e_1), g(e_2), \dots, g(e_n)\}$$

# Example





# Topics

---

1. Introduction
2. Object Oriented Design
3. Distribution Procedure
4. Communication Design
5. Hardware Design
6. Analysis Methods
7. Summary

# Summary

---

- With the object oriented design method complex facts can be fixed concisely and comprehensively and refined hierarchically.
- The mapping of processes onto processor elements can be optimized by means of the formal notation.
- The required communication structures can be specified, simulated and implemented with formal methods.
- The design methodology allows the generation of hardware components based on the given description technique.
- By means of formal analysis the correctness of the design can be verified comprehensively.